

# **Analysis of Total Harmonic Distortion and Voltage Performances of Reduced Multi-level Inverter with Photovoltaic Systems**

Gulshan Pradhan<sup>1</sup>, Deman kosale<sup>2</sup>

<sup>1</sup>Research Scholar, Dept. of Electrical Engg., V E C, Lakhanpur, Chhattisgarh, India. <sup>2</sup>Asst. Prof., Dept. of Electrical Engg., V E C, Lakhanpur, Chhattisgarh, India.

Submitted.	05-06-2021
Submitted.	03-00-2021

Revised: 18-06-2021 \_\_\_\_\_

Accepted: 20-06-2021

ABSTRACT: -Multilevel inverter is used in various applications that need high voltage and high current. The topologies of multilevel inverterhave several advantages such as lower total harmonic distortion (THD), lower electromagnetic interference (EMI) generation, highoutput voltage. The main feature of multilevel inverter is the ability to reduce the voltage stress on each power device due to theutilization of multilevel on the DC bus. The advent of multilevel inverter topologies has caused variety of pulse widthmodulation strategies. In this paper, a new approach of MLI is proposed with reduced count of semiconductors for operations with SPWM modulation technique, which can minimize thetotal harmonic distortion and enhances the output voltages from seven and fifteen level inverted voltage waveforms. The proposed MLI with SPWM is able to generateoutput voltage fromPV system as source, which reducestotal harmonic distortion (THD) in comparison to conventional inverter. Major harmonic components in output voltage are less in magnitude when proposed MLI with PWM technique is applied to inverter. Fundamental component of output voltage is also higher in proposed PWM method for all modulation index and frequency ratio. Performance of proposed topology has been evaluated by MATLAB/simulation for single phase 7- level and 15-level MLI for both symmetrical and asymmetrical modes.

Keywords:SPWM, Multilevel inverter, THD.

## I. INTRODUCTION

A multilevel inverter is a power electronic interface thatsynthesizes a desired output voltage from several DC voltagesas inputs [1]. The research and development for these types of converters are gaining popularity especially for high power and high voltage applications due to the reduction in THD. Due tothis the size of the passive filter will be smaller making the overall system compact. In addition to this, it produces outputwaveforms with a

better harmonic spectrum, hence improvedpower quality and also has good electromagneticcompatibility. Conventional multilevel inverters include diodeclamped converter [2], flying capacitors [3], cascaded H-bridge

[4]. The cascaded H-bridge and the diode clamped are the most

popularly hardware implemented topologies at present, especially in the growing technological field of renewableenergy.

Multilevel inverters have some disadvantages. One of themost obvious disadvantages is the numerous of powersemiconductor switches required. Every switch requires a gatedriver circuit, therefore increasing the complexity and size of the overall circuit. The requirement of multiple gate drivercircuit leads to large expense, consequently in practical applications a reduction in the number of switches used iscrucial. This paper presents a new topology of a cascadedmultilevel inverter that has fewer semiconductor switches andgate driver circuits with higher number of steps in the output [5]-[7]. Amultilevel inverter with a lower THD by means of adopting appropriate PWM techniques would be beneficial for the design of a more compact passive filter.

## **II. REDUCED SWITCHES MLI**

The Fig. 1 demonstrates the basic topology of multilevel inverter proposed in this paper. The multilevel converter consists of nine switches (IGBT) which gets energized by three sources neighboring them. The synthesized output from MLI can be achieved by providing different paths to the connected sources for conduction with help the of switching pattern of power switches [8]. A variation in values can be considered for the sources. two sections, symmetrical Therefore, and asymmetrical, are organized to illustrate the proposed structure. Modularity is the other important



features of the proposed structure, so it can be used in high voltage applications [9]-[12].



Inverter

For symmetrical MLI topology, all the value of DC sources areequal in magnitude and energized by PV systems. The three voltage sources are  $V_a$ ,  $V_b$  and  $V_c$ . Where  $V_a = V_b = V_c = V_{dc}$  which correspond to different switching states summarized below. That by one or more switching states same voltage levels can be obtained. There are 4 switches working in each mode for generate a output voltage. The voltage level  $V_{dc}$ , for instance, can be produced by two sets of different redundant switching states. The redundancy of switching state is a common phenomenon in MLIs [13]. It provides a more flexibility for switching pattern designing also. Generalized 7-level output voltage waveform of symmetrical MLI is shown in fig. 10.

Mode-I: - Below fig. 2 shows the conduction path of symmetrical MLI in mode-I. To get the output voltage  $V_{load} = 3V_{dc}$ , 4 switches i.e.,  $S_2$ ,  $S_3$ ,  $S_6$  and  $S_8$  is turned on. Thus, it involves all 3 DC sources ( $V_a$ ,  $V_b$  and  $V_c$ ) having equal magnitude of voltage ( $V_{dc}$ ) & load and completes the path for current conduction. Hence  $3V_{dc}$  output voltage obtained across the load.



Mode-II: - Below fig. 3 shows the conduction path of symmetrical MLI in mode-II. To get the output voltage  $V_{load} = 2V_{dc}$ , 4 switches i.e.,  $S_2$ ,  $S_3$ ,  $S_6$  and  $S_7$  is turned on. Thus, it involves 2 DC sources ( $V_a$  and  $V_c$ ) having equal magnitude of voltage ( $V_{dc}$ ) & load and completes the path for current conduction. Hence  $2V_{dc}$  output voltage obtained across the load.



Fig. 3 Mode-II of 7-level symmetrical MLI;  $V_{load} = 2V_{dc}$ 

Mode-III: - Below fig. 4 shows the conduction path of symmetrical MLI in mode-III. To get the output voltage  $V_{load} = V_{dc}$ , 4 switches i.e.,  $S_2$ ,  $S_3$ ,  $S_5$  and  $S_8$  is turned on. Thus, it involves only one DC source ( $V_a$ ) & load and completes the path for current conduction. Hence  $V_{dc}$  output voltage obtained across the load.



Fig.4 Mode- III of 7-level symmetrical MLI;  $V_{load} = V_{dc}$ 

Mode-IV: - The conduction path for the 0level output voltage is shown in red line in fig. 5 when switches  $S_1$ ,  $S_3$ ,  $S_5$  and  $S_8$  are turned ON. Thus, it involves none of DC sources.in this mode all sources are bypassed. Hence 0V, 0-level output voltage obtained across the load.





Fig. 5 Mode-IV of 7-level symmetrical MLI;  $V_{load} = 0$ 

Mode-V: - Below fig. 6 shows the conduction path of symmetrical MLI in mode-V. To get the output voltage  $V_{load} = -V_{dc}$ , 4 switches i.e., S<sub>1</sub>, S<sub>4</sub>, S<sub>6</sub> and S<sub>9</sub> is turned on. Thus, it involves only one DC source (V<sub>a</sub>) & load and completes the path for current conduction. Hence Vdc output voltage obtained across the load.



Fig. 6 Mode-V of 7-level symmetrical MLI;  $V_{load} = -V_{dc}$ 

Mode-VI: - Below fig. 7 shows the conduction path of symmetrical MLI in mode-VI. To get the output voltage  $V_{load} = -2V_{dc}$ , 4 switches i.e.,  $S_1$ ,  $S_4$ ,  $S_5$  and  $S_7$  is turned on. Thus, it involves 2 DC sources ( $V_a$  and  $V_b$ ) of voltage ( $V_{dc}$ ) & load and completes the path for current conduction. Hence -  $V_{dc}$  output voltage obtained across the load.



Fig. 7 Mode- VI of 7-level symmetrical MLI;  $V_{load} = -2V_{dc}$ 

Mode-VII: - Below fig. 8 shows the conduction path of symmetrical MLI in mode-VII. To get the output voltage  $V_{load} = -3V_{dc}$ , 4 switches i.e.,  $S_1$ ,  $S_4$ ,  $S_5$  and  $S_9$  is turned on. Thus, it involves

all 3 DC sources  $(V_a, V_b and V_c)$  having equal magnitude of voltage  $(V_{dc})$  & load and completes the path for current conduction. Hence  $-3V_{dc}$  output voltage obtained across the load.



Fig.8 Mode-VII of 7-level symmetrical MLI;  $V_{load} = -3V_{dc}$ 

#### **III. SWITCHING STRATEGY**

There are many proposed modulation methods for operating multilevel inverter as depicted in below Fig. 4[14]-[17]The converter which use to ease low frequency or fundamental component for switching one or two commutation of power electronic elements for one period of cycle of output waveforms resulting in a staircase shape. The class of multilevel inverters using this strategy are called as SHE-MLI and SVC-MLI.

The most popular switching method in industrial applications implementation is the classic carrierbased Sinusoidal PWM (SPWM) which uses the phase-shifting technique to decrease the harmonic content in the output load voltage [18]-[20]. The SVM strategy is one of another, which has also in use by other multi-level inverters.



Inverter

There are various types of SPWM techniques which are classified depending on carrier signal frequency, amplitude and phase. They are divided as follows [21]-[23];

DOI: 10.35629/5252-030623802387 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 2382



- i. Phase Disposition PWM (PD-PWM)
- ii. Phase Opposition Disposition PWM (POD-PWM)
- iii. Alternative Phase Opposition Disposition PWM (APOD-PWM)
- iv. Phase Shift PWM (PS-PWM)
- v. Carrier Overlapping PWM (CO-PWM)
- vi. Multi Carrier Sinusoidalwith Variable Frequency Pulse Width Modulation (MCVF-PWM)

The switching methodology implemented in this paper mainly deals with control sequence of power electronic switches in the MLI which shows its effect in the output parameters of proposed MLI. The paper shows the use of multi-carrier frequency compared with sinusoidal modulating waveform. The mainrole of a carrier based PWM technique is the comparison of a sinusoidal waveform with a carrier waveform, which is basically being a triangular carrier waveform. The reference signal is continuously compared with the carrier signal [24]. The instant where reference is greater than the carrier signal, then the switch corresponding to that carrier gets activated or de-activated [26].

The switching strategy used for operation of proposed topology for MLI consist of two patterns i.e., symmetrical and asymmetrical. The above proposed figure in Fig. 1 can be operated in two stages, generalized output waveform from proposed MLI in Fig. 5 and 6 respectively.



Fig. 10 Generalized Step waveform of 7-level MLI for one cycle.



Fig. 11 Generalized Step waveform of 15-level MLI for one cycle.

The Fig. 12 and 13 shows the SPWM technique for above stated strategy for both fed by PVsources for mentioned MLI topology. It is possible to obtain voltage levels figured in Table I and II by suitably firing the switches in the as shown in below figure for the seven and fifteen level multilevel inverter. The firing pulses are generated using multicarrier pulse width modulation technique. For implementing this technique, as shown in Fig.12 and 13, a standard sinusoidal wave is compared with 14 levels of triangular wave to generate the firing pulses for each switch in the stated multilevel inverter. A conventional SPWM with triangular carriers can explained an 'n' Level MLI, (n-1) carriersare required [27]-[30].



Fig. 12 Multicarrier SPWM for proposed 7-level MLI.





Fig. 13 Multicarrier SPWM for proposed 15-level MLI.

## **IV. SIMULATION RESULTS**

In this section. IV, the verification operation of the proposed topology isconducted, it is simulated for different output voltage levelsin MATLAB/Simulink environment for symmetric and asymmetric modes. The simulation study has been carried for a series R-L ac load for both schemes (where, R= 100  $\Omega$  and L= 10 mH) to create 50 Hz single phase sinusoidal voltage and current waveform.

A. The Proposed 7-level Symmetrical topology

In this scheme, the proposed topology with symmetrical structure the values are  $V_1=V_2=V_3=$  100V PVsource and the switched as per states shown in fig. 10 and simulated. Fig. 14 and 15shows the output voltage and currentmentioned 7-level structure. The obtained results confirm the performance of the proposed topology. The THD value of output voltage based on simulation results is analyzed as 9.23% and depicted in fig. 16 and 17.



Fig. 14 Output voltage and current waveforms of 7level MLI



Fig. 15Zoomed view of current waveform achieving 7-level



Fig. 16Highlighted two cycles for THD analysis for 7-lelvel MLI



Fig. 17Harmonic spectral analysis of voltage for 7level MLI.

B. The Proposed 15-level Asymmetrical topology

The same structure is stimulated for achieving higher level by replacing the equal PVsources with unequal in magnitudes i.e., V1=50V, V2=V3=150Vthat provides maximum 343V on the output side of inverter as shown in fig. 18 and 19. The results are satisfactory and also quite similar to each other, which validates the performance of the proposed structure. The THD value of output voltage based on simulation is5.08% can be visualized in fig. 20 and 21.





Fig. 18 Output voltage and current waveforms of 15level MLI



Fig. 19 Zoomed view of current waveform achieving 15-level



Fig. 20Highlighted two cycles for THD analysis for 15-lelvel MLI



Fig. 21 Harmonic spectral analysis of voltage for 15level MLI.

The below shown comparative analytic data in Table I depicts that as level of output waveforms of MLI increases, the efficiency and level get improved.

FABLE I. COMPARISON OF SYMMETRICAL AND
ASYMMETRICAL MODES

Propose d MLI	Output Voltag e	Settlin g Time (run time is 1sec)	THD values for fundam ental frequen cy	Effici ency of MLI
Symmet rical Mode	295.6 Volts	0.14 secs	9.23%	86 %
Asymm etrical Mode	343.7 volts	0.06 secs	5.08%	93%

#### **V. CONCLUSION**

This paper concludes that proposed approach of MLI with lesser switches and PV as input to energize the circuit gives better synthesized output. With modification in input values in sources to MLI, the topology can be considered in both symmetrical and asymmetrical. The above analysis shows that when the degree of levelness increases, the rate of adaptivity in terms of response and efficiency also changes efficiently. The higher level of MLI possesses lower content of THD values as stated in above sections. The results for both cases in symmetrical and asymmetrical cases verifies the validity of proposed approach in MALTAB/Simulink environment.



### REFERENCES

- J. J. Nedumgatt, D. V. Kumar, A. Kirubakaran and S. Umashankar, "A multilevel inverter with reduced number of switches," 2012 IEEE Students' Conference on Electrical, Electronics and Computer Science, 2012, pp. 1-4, doi: 10.1109/SCEECS.2012.6184819.
- [2] Ruderman, "About Voltage Total Harmonic Distortion for Single- and Three-Phase Multilevel Inverters," in IEEE Transactions on Industrial Electronics, vol. 62, no. 3, pp. 1548-1551, March 2015, doi: 10.1109/TIE.2014.2341557.
- N. Prabaharan, K. Palanisamy, "Analysis and integration of multilevel inverter configuration with boost converters in a photovoltaic system, Energy Conversion and Management", volume 128, 2016, Pages 327-342, ISSN 0196-904 https://doi.org/10.1016/j.enconman.2016.09.0 88.
- [4] A Comparative Study of Harmonic Distortion in Multicarrier Based PWM Switching Techniques for Cascaded H-Bridge Inverters, Advances in Electrical and Computer Engineering, HAMEDANI, P. et al., Advances in Electrical and Computer Engineering 16, 3, p15: https://doi.org/10.431 6/AECE.2016.03003
- S. Podder, M. M. Biswas and M. Z. R. Khan, [5] "A modified PWM technique to improve total harmonic distortion of Multilevel Inverter," 2016 9th International Conference on Electrical Computer Engineering and 515-518. (ICECE). 2016. pp. doi: 10.1109/ICECE.2016.7853970.
- [6] T.Prathiba and P.Renuga, "A comparative study of Total Harmonic Distortion in Multilevel inverter topologies", in Journal of Information Engineering and Applications, ISSN 2224-5782 (print) ISSN 2225-0506 (online), Vol 2, No.3, 2012.
- [7] Rodriguez, J., Lai, J.-S., Zheng Peng, F.: 'Multilevel inverters; a survey of topologies, controls, and applications', iEEE Trans. indo Electronics. vo1.49, no. 4, pp.724-738, November 2002.
- [8] L. M. Tolbert, and T. G. Habetler, "Novel multilevel inverter carrierbasedPWM method," IEEE Trans. Ind. Application., vol. 35, no. 5,pp.1098-1107,September/October 1999.
- [9] B. P. McGrath, D. G. Holmes, "MulticalTier PWM strategies for multilevel invelters," IEEE Trans. Ind. Electronics., vol. 49, no. 4, pp.858-867, August 2002.

- [10] P. Palanivel S.S. Dash, "Analysis of THO and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation technique," iET Power Electron., vol. 4, Iss. 8, pp. 951-958, 2011.
- [11] D. Zhao, V.S.S.P.K. Hari, G. Narayanan, and R. Ayyanar," Space Vector-Based hybrid pulsewidth modulation techniques for reduced harmonic distortion and switching loss," IEEE Tran.on PowerElectronics, vol. 25, no. 3, pp. 760-774, March 2010.
- [12] Liu L, Meng X, Liu C. A review of maximum power point tracking methods of PV power system at uniform and partial shading. Renew Sustain Energy Rev 2016;53:1500.
- [13] De Leon-Aldaco SE, Calleja H, Aguayo Alquicira J. Metaheuristic optimization methods applied to power converters: a review. IEEE Trans Power Electron2015;30:6791–803.
- [14] Paraskevas A, Koutroulis E. A simple maximum power point tracker for thermoelectric generators. Energy Convers Manage 2016;108:355–65.
- [15] Mamur H, Ahiska R. Application of a DC-DC boost converter with maximum power point tracking for low power thermoelectric generators. Energy Convers Manage 2015;97:265–72.
- [16] [10] de Paula W Josias, Júnior Dde S Oliveira, de C. Pereira D, Tofoli FL. Survey on nonisolated high-voltage step-up dc–dc topologies based on the boost converter. IET Power Electron 2015;8:2044–57.
- [17] Applications G, Li W, He X. Review of nonisolated high-step-up DC/DC converters in photovoltaic grid connected applications. IEEE Trans Ind Electron 2011;58:1239–50.
- [18] Barater D, Lorenzani E, Concari C, Franceschini G, Buticchi G. Recent advances in single-phase transformer-less photovoltaic inverters. IET Renew Power Gener 2016;10: 260–73.
- [19] Al Sayari N, Chilipi R, Barara M. An adaptive control algorithm for gridinterfacing inverters in renewable energy based distributed generation systems. Energy Convers Manage 2016;111:443–52.
- [20] Camblong H, Baudoin S, Vechiu I, Etxeberria A. Design of a SOFC/GT/SCs hybrid power system to supply a rural isolated microgrid. Energy Convers Manage 2016;117:1220.
- [21] Altin N, Ozdemir S. Three-phase three-level grid interactive inverter with fuzzy logic based maximum power point tracking controller. Energy Convers Manage 2013;69:17–26.

DOI: 10.35629/5252-030623802387 Impact Factor value 7.429 | ISO 9001: 2008 Certified Journal Page 2386



**International journal of advances in engineering and management (IJAEM)** Volume 3, issue 6 June 2021, pp: 2380-2387 www.ijaem.net ISSN: 2395-5252

- [22] Rodríguez J, Lai J, Peng FZ. Multilevel inverters: a survey of topologies, controls, and applications. IEEE Trans Ind Electron 2002;49:724–38.
- [23] Colak I, Kabalci E, Bayindir R. Review of multilevel voltage source invertertopologies and control schemes. Energy Convers Manage 2011;52:1114–28.
- [24] Gupta KK, Ranjan A, Bhatnagar P, Sahu LK, Jain S. Multilevel inverter topologieswith reduced device count: a review. IEEE Trans Power Electron2015;31:135–51.
- [25] Babaei E, Hosseini SH. New multilevel inverter topology with minimumnumber of switches. Energy Convers Manage 2009;50:2761–7.
- [26] Babaei E, Moeinian MS. Asymmetric cascaded multilevel inverter with chargebalance control of a low resolution

symmetric subsystem. Energy ConversManage 2010;51:2272–8.

- [27] Banaei MR, Salary E. New multilevel inverter with reduction of switches andgate driver. Energy Convers Manage 2011;52:1129–36.
- [28] Laali S, Babaei E. Optimum structures of proposed new cascaded multilevelinverter with reduced number of components. IEEE Trans Ind Electron 2015;62(11):6687–895.
- [29] Ravi A, Manoharan PS, Vijay Anand J. Modeling and simulation of three phase multilevel inverter for grid connected photovoltaic systems. Sol Energy 2011;85: 2811–8.
- [30] Kaliamoorthy M, Rajasekaran V, Raj IGC, Raj LHT. Generalised hybrid switching topology for a single-phase modular multilevel inverter. IET Power Electron 2014;7: 2472–85.